![]() There has been various low power approaches proposed to solve the problem of power dissipation during the testing. But in other testing techniques, circuits are added to lower the frequency of circuit during test. As the circuit is designed in the deep sub micron (DSM) technology, this uses small supply voltages and hence this reduces the use of special cooling equipment to remove the excessive heat during test.The excessive noise can change the logic state of the circuit lines leading good dies to fail the test and hence loss of yield. High power and ground noise caused by high switching during testing are serious problem where the supply connects are poor.Low power dissipation during test application is thus becoming an equally important figure of merit in today‘s VLSI circuits design and is expected to become one of the major objectives in the near future. The increased power may be responsible for cost, reliability, performance verification, autonomy and technology related problems.This is due to lack of correlation between theSuccessive test patterns generated by ATPG (for external testing) or LFST (for BIST) and this large power dissipation cases following effects: During testing large power is dissipated than in the normal mode. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |